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Metal-ferroelectric-insulator-semiconductor ͑MFIS͒ transistor ͑MFISFET͒ is a promising candidate for nonvolatile random access memory because of its high speed, singledevice structure, low power consumption, and nondestructive readout operation.
1,2 The purpose of the insulator layer is to prevent the reaction and interdiffusion between the ferroelectric layer and silicon substrate, as well as to improve the retention properties. 3, 4 In order to minimize the voltage across the insulator layer, high dielectric constant insulators are desirable. Retention is an important consideration of MFIS devices. 5 The two major causes of short retention time of MFIS devices are gate leakage current 6, 7 and depolarization field. 8, 9 In order to reduce the leakage current of MFIS structures, there are some literature reports using surface treatment methods to reduce the fixed charges, the charge traps, and the gate leakage current. [10] [11] [12] [13] [14] [15] [16] [17] Akbar et al. 10 reduced the interface state ͑D it ͒ to ϳ10 11 cm −2 and enhanced the electron mobility by diluted hydrochloric acid ͑HCl͒ treatment. Takahashi and Sakai 18 achieved a retention time of 37 days and a subthreshold slope of 87.2 mV/decade using the Pt/ SBT/ HfAlO / Si structure by significantly reducing the interface states ͑D it ͒. In order to reduce the leakage current and improve the surface states, a thin native oxide layer is desirable. In this work, a chemical surface treatment method was used for Al/ Pb ͑Zr 0.53 ,Ti 0.47 ͒ O 3 ͑PZT͒ / ZrO 2 / Si MFIS structure to reduce the gate leakage current. The improvement of retention time is reported.
p-type, ͑100͒ orientation, and 4 in. diameter silicon wafers ͑1-5 ⍀ cm͒ were used as the starting substrates. A 500 nm SiO 2 film was grown on the silicon wafers by wet oxidation. The oxide on the back side was then removed. A standard oxide clean ͑HF:H 2 O=1:10͒ was performed before film deposition. After the clean procedure, the clean Si wafer was immersed in H 2 O 2 solution for 24 h ͑pretreatment͒ before ZrO 2 deposition. The ZrO 2 was then deposited by rf magnetron sputtering at room temperature. The purity of ZrO 2 target is 99.9%. The post-treatment was performed by rinsing in diluted HCl ͑500:1͒ for 3 min. After this posttreatment, the ZrO 2 films were rapid thermal annealed ͑RTA͒ in a N 2 ambience at 500°C for 60 s. The PZT thin films were deposited by rf magnetron sputtering. The target was Pb 1.1 ͑Zr 0.53 ,Ti 0.47 ͒ O 3 . The excess Pb was used to compensate the volatile PbO. The PZT films were RTA in an O 2 ambience at 500°C for 60 s. The source and drain areas were defined by wet etching and were doped by phosphorus diffusion. The contact regions were etched by buffered oxide etch. Aluminum was used as the top electrode. Postmetallization annealing was performed at 400°C in N 2 for 30 s. The electron binding energy of zirconium was determined by x-ray photoelectron spectroscopy ͑XPS͒ ͑ULVAC-PHI Quantera͒. The I-V characteristics were measured using a Keithley 236 electrometer, and the C-V characteristics using a high frequency C-V meter ͑MegaBytek Mi-494͒. 3, 19 The ZrO 2 insulator layer is also relatively thin ͑7 nm͒ compared with the other reported results where the insulator thicknesses were mostly in the range of 10-25 nm. 3, 19 From our XPS results, the binding energy of zirconium 3d electrons was slightly increased after the surface treatments of ZrO 2 / Si samples. Wang et al. 17 also observed a similar shift of the binding energy after the ozone oxidation and a reduction of the interfacial layer thickness at the HfO 2 / Si interface. This was hypothesized to be due to the reduction of interfacial Si displacement during ozone oxidation, and the layer-by-layer growth mode was predominant to form the homogenous hafnium oxides. 17 The reduction of leakage current is attributed to the reduction of the interfacial layer thickness and the incorporation of chlorine.
Separated Al/ ZrO 2 / Si capacitors were fabricated to characterize the ZrO 2 / Si interface. In the high-low frequency C-V measurement, the interface states ͑D it ͒ can be extracted from the following equation:
where C ox is the accumulation capacitance and C hf and C lf are the capacitances at the onset voltage of inversion under high and low frequencies, respectively. Doh et al. 13 showed that the ozone pretreatment effectively suppressed the impurity diffusion and reduced the thickness of interfacial layer. In this work, the measured D it was improved from 5.6 ϫ 10 13 /cm 2 to 4.0ϫ 10 12 /cm 2 , and the composite dielectric constant of ZrO 2 film plus the interfacial layer was increased from 5.54 to 7.3 with both surface treatments. 21 To sum up the literature results, 10, 11, 17, 21 the pretreatment serves to reduce the interfacial layer at the high-k / Si interface, and the diluted hydrochloric acid ͑HCl͒ post-treatment serves to reduce the interface states which improves the subthreshold slope.
Figures 2͑a͒ and 2͑b͒ show the drain current on/off ratios of Al/ PZT/ ZrO 2 / Si MFISFETs with no treatment and with both treatments, respectively. The drain current densities were measured after applying writing pulses of +8 or −8 V with a duration of 100 s, and the gate voltage was kept at 1 V. The on/off ratio with no treatment is about 2 while the on/off ratio with both treatments is about 10 3 . The improvement is significant. The drain current densities of samples with both treatments after applying writing pulses of +8 or −8 V with a duration of 100 s is about 10 −3 A/cm 2 . It is enough for practicality application. 
